

Figure 1




Figure 2

instruct Jon	4	4	4	4	44	2	4	333 987	3 3 33	33 21	32 09	22 87	2 2 6 5	2 2 4 3)2 32	2 2 1 0	19	1 1 1 3 7 6	1	11 43	1 2	0	98	76	54	32	10
Type 1	n	ă	<u>⊁7:</u> }	۱	U	S	Ŵ	/Rd	Rn		(pe	ran	d 2			br	anc		- 1	pas) >		fai	ad	dre	:SS
1,50 -	٦	٦			od							•						h		ac	ldr	ess	;				
	Į	١	٠,	e			1										C	ode									
Type 2	o	1	o			hi			Rlo	T							3	2-bi	it (data	<u>a</u>						
			0			hi	_	In	ım_lo	\top							3	2-bi	<u>it</u>	dat	a					_	
Type 4	0	1	1	a		hi	_	-	Rlo	,											•						Rd
Type 5	ō	1	1	1		hi	_	In	nm_lo									_									Rd
Type 6	1	Ī	6	C	_	~			quenc	e							tr	igge	er	tim	e						
1,750 0					٠ ٦	ľ			ress				_														
Type 7	1	Г	_	٦	0 1	ı	-								bι	Jrs	t iı	nfo									
Type 8	1	-	-	Α	_	ı						-							1				m	ask			

Instruction Type 1: ALU Operations Instruction Type 2: Write register

Instruction Type 3: Write register immediate

Instruction Type 4: Read register

Instruction Type 5: Read register immediate

Instruction Type 6: Trigger Instruction Type 7: BURST Instruction Type 8: WAIT

[A='0' \rightarrow until any of (R12 and mask) bits are set] [A='1' \rightarrow until all of (R12 and mask) bits are set]

Figure 3: Event Handler Instruction Set Summary

	Instruction	4	4	4	4	4 4 4 4	3	3	3 7	3	3 3 3 5 4 3 2	3	3	2 9	2 8	2 7	2 6	2	2 4	2 3	2 2	2	2 1 0 4	1 8	7	6	15	14) 3	2	1	2	9	8	7	6	5	A	3	2	li	0
Ì	Type 2	0	1	0	0	Rhi	Ī	-	-	- [Rio						_			_	_	_			32	_	_		_	_			_		_	_	_	_	_				\dashv
	Type 3	0	1	0	1	Rhi			Ir	nm	_lo	L	_	_	_	_	_	_	-	_	_	_	_	1	32	-b	it (ga T	ta T	_	_	_	т	_	_	_		Ι.	Τ.	٦.	Т	Rd	\dashv
	Type 4	0	1	1	0	Rhi	$[\cdot]$	-	-	-	Rlo	Ŀ	-	Ŀ	Ŀ	Ŀ	Ŀ		-	-		1	1	1	1	ľ	1	1	4	+	7	7	+	4	_	Ĕ	H	-	+	+	+	Rd	┨
	Type 5	o	1	1	1	Rhi			Ir	nm	_10	-	-	-	-	-	Ŀ	-	-	Ŀ	-	-	-	1.	1	1	1	1	1		-	1	_	_	_	_		Ľ	Ľ	L	1.	7,0	لـ

Figure 4: Register Access Instructions

Instruction	4	4	4	4	4	4	4435333333 098765432	3 3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1
Type 6	1	Ī	D	1	Q	O	Microsequencer	trigger time
"	١.	l	ł				address	

Figure 5: Data Scheduling Instructions

	nstruction	4	44	4 2	4 2	4	a Q	333033333333222222222221111111111111111	
٣	Type 7	1	-	0	1	-	Т	burst info	J

Figure 6: Burst Descriptor Instruction

33 3	2 31 30 29 28 27 26 25 24 22 27 21 20 19 18 17 16 15 14 13 17 11 10 20 8 27 56 51 26 27 15 10
PS	value to DDS/Fractional-N counter

Figure 7: Modulator Burst Info Field Format

۱.	33 32 31 30 29 28 27 26 25 24 23 22 23 20 19 10	17 16	
1	User ID	PS	Expected Length

Figure 8: Demodulator Burst Info Field Format

A COLUMN TO STREET, ST	272		2.71.7		4	44933333333332222222221111	
Instruction	4	41	1	113	14	44314324324244444	
		21	e F	1	13		2 4 3 2 1 0 9 8 7 6 5 4 9 2 4 9
TAX TRANSPORT		37	21	<u> </u>	1 8	CALL CONTRACTOR CALL CONTRACTOR C	mack
Type 8	1	١.	I۵	11	11	-	(IIIG5K
1 . , , , ,	•	i	ı.	٦,	1-		

Figure 9: Processor Wait Instruction

opcode	name	Description
00000	JZ	Jump to Zero
00001	CIS	Conditional Jump to Subroutine
00010	JMAP	Jump Map
00011	CJP	Conditional Jump Pipeline
00100	PUSH	Push/Conditional Load Counter
00101	JSRP	Conditional Jump to Subroutine
00110	CJV	Conditional Jump Vector
00111	JRP	Conditional Jump
01000	RFCT	Repeat Loop Counter Not Equal to Zero
01001	RPCT	Repeat Pipeline Counter Not Equal to Zero
01010	CRTN	Conditional Return
01011	CJPP	Conditional Jump Pipeline and Pop
01100	LDCT	Load Counter and Continue
01101	LOOP	Test End of Loop
01110	CONT	Continue
01111	TWB	Three Way Branch
10000	FORK	Multiway Branch
others		réserved

Figure 10: Microsequencer Instruction Set

Common Co		7 16 15 14 13	17		4	3 2	114	0
31 30 29 28 27				FFCMD	SR	OC	- 1	SR
OPCODE	EMIT	CCSEL		FFCMD	30			

Figure 11: Microsequencer memory format






Figure 12: Configuration of condition codes and fork

	x		1		Match	
0	0	0	0	0	00	0
0	0	0	0	1	0	
0	0	0	1	0	0	
0	0	0	1	1	0	
0	0	1	0	0	0	0
0	0	1	0	1	0	
0	0	1	1	0	0	
0	0	1	1	1	0	
0	1	0	0_	0	0	0
0	1	0	0	1	0	
0	1	0	1	0	0_	1
0	1	0	1	1	0	
0	1	1	0	0	0	0
0	1	1	0	1	0	
0	1	1	1	0_	0	1
0	1	1	1	1	0_	<u> </u>
1	0	0	0	0	0	∫ c
1	0	0	0	1	0	1
1	0	0	1	0	1]
1	0	0	1	1	1	
1	0	1	0	0	0_	∫ c
1	0	1	0	1	0	_
1	0	1	1	0_	1	_
1	0	1	1	1	1_	
1	1	0	0	0	0_	_ c
1	1	0	0	1	0	_
1	1	0	1	0	1	1
1	1	0	1	1	1	<u> </u>
1	1	1	0	0	0	С
1	1_	1	0	1	0	4
1	1	1	1	0	1	1
1	1	1	1	1	1	

Figure 13





LM

though compared the first of th

Figure 15




Figure 16

111

9/11

Terminal Modulator Block Diagram




Fig 17




Fig 18






Figure 19




Figure 20




Figure 21

Terminal Demodulator Block Diagram




Fig 23